Changeset 564a2b3 in mainline for uspace/drv/uhci-hcd/pci.c


Ignore:
Timestamp:
2011-04-23T10:37:09Z (13 years ago)
Author:
Jan Vesely <jano.vesely@…>
Branches:
lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
Children:
308a5d5, 36082362, 74f00b6
Parents:
32aef25b (diff), 8986412 (diff)
Note: this is a merge changeset, the changes displayed below correspond to the merge itself.
Use the (diff) links above to see all the changes relative to each parent.
Message:

Fix real hw interrupt code, support shared interrupts

Tested on hw and works if OS is configured without SMP (PIC instead of APIC)

File:
1 edited

Legend:

Unmodified
Added
Removed
  • uspace/drv/uhci-hcd/pci.c

    r32aef25b r564a2b3  
    146146         * write all WC bits in USB legacy register */
    147147        sysarg_t address = 0xc0;
    148         sysarg_t value = 0x8f00;
     148        sysarg_t value = 0xaf00;
    149149
    150150        int rc = async_req_3_0(parent_phone, DEV_IFACE_ID(PCI_DEV_IFACE),
Note: See TracChangeset for help on using the changeset viewer.