Changeset 4d02595 in mainline for boot/arch/arm32/include/mm.h


Ignore:
Timestamp:
2012-04-02T22:45:50Z (12 years ago)
Author:
Jan Vesely <jano.vesely@…>
Branches:
lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
Children:
6b3ee0c5
Parents:
1bd99214
Message:

arm32, boot: Turn on caching and alignment, in addition to paging.

This should speed things up a little.

File:
1 edited

Legend:

Unmodified
Added
Removed
  • boot/arch/arm32/include/mm.h

    r1bd99214 r4d02595  
    5858        unsigned int bufferable : 1;
    5959        unsigned int cacheable : 1;
    60         unsigned int impl_specific : 1;
     60        unsigned int xn : 1;
    6161        unsigned int domain : 4;
    6262        unsigned int should_be_zero_1 : 1;
    63         unsigned int access_permission : 2;
    64         unsigned int should_be_zero_2 : 8;
     63        unsigned int access_permission_0 : 2;
     64        unsigned int tex : 3;
     65        unsigned int access_permission_1 : 2;
     66        unsigned int non_global : 1;
     67        unsigned int should_be_zero_2 : 1;
     68        unsigned int non_secure : 1;
    6569        unsigned int section_base_addr : 12;
    6670} __attribute__((packed)) pte_level0_section_t;
Note: See TracChangeset for help on using the changeset viewer.