Changeset 3526f4f3 in mainline


Ignore:
Timestamp:
2024-05-21T13:42:25Z (2 months ago)
Author:
Jiri Svoboda <jiri@…>
Branches:
master
Children:
b6f8f69
Parents:
443695e
git-author:
Jiri Svoboda <jiri@…> (2024-05-20 18:42:12)
git-committer:
Jiri Svoboda <jiri@…> (2024-05-21 13:42:25)
Message:

On 486 we cannot call read_msr()/write_msr()

Location:
kernel/arch
Files:
2 edited

Legend:

Unmodified
Added
Removed
  • kernel/arch/amd64/include/arch/mm/pat.h

    r443695e r3526f4f3  
    11/*
     2 * Copyright (c) 2024 Jiri Svoboda
    23 * Copyright (c) 2024 Jiří Zárevúcky
    34 * All rights reserved.
     
    5051} pat_type_t;
    5152
     53#ifndef PROCESSOR_i486
    5254/**
    5355 * Assign caching type for a particular combination of PAT,
     
    6567        write_msr(MSR_IA32_PAT, r);
    6668}
     69#endif
    6770
    6871static inline bool pat_supported(void)
  • kernel/arch/ia32/src/ia32.c

    r443695e r3526f4f3  
    11/*
     2 * Copyright (c) 2024 Jiri Svoboda
    23 * Copyright (c) 2001-2004 Jakub Jermar
    3  * Copyright (c) 2009 Jiri Svoboda
    44 * Copyright (c) 2009 Martin Decky
    55 * All rights reserved.
     
    106106        pm_init();
    107107
     108#ifndef PROCESSOR_i486
    108109        /* Use PCD+PWT bit combination in PTE to mean write-combining mode. */
    109110        if (pat_supported())
    110111                pat_set_mapping(false, true, true, PAT_TYPE_WRITE_COMBINING);
     112#endif
    111113
    112114        if (config.cpu_active == 1) {
Note: See TracChangeset for help on using the changeset viewer.