Changeset 32fb6bce in mainline for uspace/drv/bus/usb/ohci/ohci_bus.c
- Timestamp:
- 2017-12-18T22:50:21Z (6 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- 7f70d1c
- Parents:
- 1ea0bbf
- git-author:
- Ondřej Hlavatý <aearsis@…> (2017-12-18 22:04:50)
- git-committer:
- Ondřej Hlavatý <aearsis@…> (2017-12-18 22:50:21)
- File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
uspace/drv/bus/usb/ohci/ohci_bus.c
r1ea0bbf r32fb6bce 158 158 .parent = &usb2_bus_ops, 159 159 160 .interrupt = ohci_hc_interrupt, 161 .status = ohci_hc_status, 162 160 163 .endpoint_destroy = ohci_endpoint_destroy, 161 164 .endpoint_create = ohci_endpoint_create, … … 167 170 .batch_create = ohci_create_batch, 168 171 .batch_destroy = ohci_destroy_batch, 172 .batch_schedule = ohci_hc_schedule, 169 173 }; 170 174 171 175 172 int ohci_bus_init(ohci_bus_t *bus, hc d_t *hcd, hc_t *hc)176 int ohci_bus_init(ohci_bus_t *bus, hc_t *hc) 173 177 { 174 178 assert(hc); 175 179 assert(bus); 176 180 177 178 181 usb2_bus_t *usb2_bus = (usb2_bus_t *) bus; 179 182 bus_t *bus_base = (bus_t *) bus; 180 183 181 usb2_bus_init(usb2_bus, hcd,BANDWIDTH_AVAILABLE_USB11);184 usb2_bus_init(usb2_bus, BANDWIDTH_AVAILABLE_USB11); 182 185 bus_base->ops = &ohci_bus_ops; 183 186
Note:
See TracChangeset
for help on using the changeset viewer.