Changeset 2b95d13 in mainline for kernel/arch/arm32/include/arch/regutils.h
- Timestamp:
- 2013-03-12T21:07:15Z (11 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- 606f6a1
- Parents:
- 976c434 (diff), eceff5f (diff)
Note: this is a merge changeset, the changes displayed below correspond to the merge itself.
Use the(diff)
links above to see all the changes relative to each parent. - File:
-
- 1 moved
Legend:
- Unmodified
- Added
- Removed
-
kernel/arch/arm32/include/arch/regutils.h
r976c434 r2b95d13 41 41 #define STATUS_REG_MODE_MASK 0x1f 42 42 43 /* COntrol register bit values see ch. B4.1.130 of ARM Architecture Reference44 * Manual ARMv7-A and ARMv7-R edition, page 1687 */45 #define CP15_R1_MMU_EN (1 << 0)46 #define CP15_R1_ALIGN_CHECK_EN (1 << 1) /* Allow alignemnt check */47 #define CP15_R1_CACHE_EN (1 << 2)48 #define CP15_R1_CP15_BARRIER_EN (1 << 5)49 #define CP15_R1_B_EN (1 << 7) /* ARMv6- only big endian switch */50 #define CP15_R1_SWAP_EN (1 << 10)51 #define CP15_R1_BRANCH_PREDICT_EN (1 << 11)52 #define CP15_R1_INST_CACHE_EN (1 << 12)53 #define CP15_R1_HIGH_VECTORS_EN (1 << 13)54 #define CP15_R1_ROUND_ROBIN_EN (1 << 14)55 #define CP15_R1_HW_ACCESS_FLAG_EN (1 << 17)56 #define CP15_R1_WRITE_XN_EN (1 << 19) /* Only if virt. supported */57 #define CP15_R1_USPCE_WRITE_XN_EN (1 << 20) /* Only if virt. supported */58 #define CP15_R1_FAST_IRQ_EN (1 << 21) /* Disbale impl.specific features */59 #define CP15_R1_UNALIGNED_EN (1 << 22) /* Must be 1 on armv7 */60 #define CP15_R1_IRQ_VECTORS_EN (1 << 24)61 #define CP15_R1_BIG_ENDIAN_EXC (1 << 25)62 #define CP15_R1_NMFI_EN (1 << 27)63 #define CP15_R1_TEX_REMAP_EN (1 << 28)64 #define CP15_R1_ACCESS_FLAG_EN (1 << 29)65 #define CP15_R1_THUMB_EXC_EN (1 << 30)66 67 43 /* ARM Processor Operation Modes */ 68 #define USER_MODE 0x10 69 #define FIQ_MODE 0x11 70 #define IRQ_MODE 0x12 71 #define SUPERVISOR_MODE 0x13 72 #define ABORT_MODE 0x17 73 #define UNDEFINED_MODE 0x1b 74 #define SYSTEM_MODE 0x1f 75 44 enum { 45 USER_MODE = 0x10, 46 FIQ_MODE = 0x11, 47 IRQ_MODE = 0x12, 48 SUPERVISOR_MODE = 0x13, 49 MONITOR_MODE = 0x16, 50 ABORT_MODE = 0x17, 51 HYPERVISOR_MODE = 0x1a, 52 UNDEFINED_MODE = 0x1b, 53 SYSTEM_MODE = 0x1f, 54 MODE_MASK = 0x1f, 55 }; 76 56 /* [CS]PRS manipulation macros */ 77 57 #define GEN_STATUS_READ(nm, reg) \
Note:
See TracChangeset
for help on using the changeset viewer.