Changeset 1ea99cc in mainline for kernel/arch/ia32/include/barrier.h
- Timestamp:
- 2009-08-20T20:47:35Z (15 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- b50b5af2
- Parents:
- 24edc18
- File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
kernel/arch/ia32/include/barrier.h
r24edc18 r1ea99cc 52 52 static inline void cpuid_serialization(void) 53 53 { 54 #ifndef __IN_SHARED_LIBC__ 54 55 asm volatile ( 55 56 "xorl %%eax, %%eax\n" … … 57 58 ::: "eax", "ebx", "ecx", "edx", "memory" 58 59 ); 60 #else 61 /* Must not clobber PIC register ebx */ 62 asm volatile ( 63 "movl %%ebx, %%esi\n" 64 "xorl %%eax, %%eax\n" 65 "cpuid\n" 66 "movl %%esi, %%ebx\n" 67 ::: "eax", "ecx", "edx", "esi", "memory" 68 ); 69 #endif 59 70 } 60 71
Note:
See TracChangeset
for help on using the changeset viewer.