Fork us on GitHub Follow us on Facebook Follow us on Twitter

Changeset 12bcae0 in mainline


Ignore:
Timestamp:
2011-08-05T15:24:52Z (10 years ago)
Author:
Martin Decky <martin@…>
Branches:
lfn, master
Children:
a8bb38c
Parents:
3fab770
Message:

fix typos

Location:
boot/arch
Files:
2 edited

Legend:

Unmodified
Added
Removed
  • boot/arch/mips32/src/asm.S

    r3fab770 r12bcae0  
    4444         * Setup the CP0 configuration
    4545         *  - Disable 64-bit kernel addressing mode
    46          *  - DIsable 64-bit supervisor adressing mode
     46         *  - Disable 64-bit supervisor adressing mode
    4747         *  - Disable 64-bit user addressing mode
    4848         */
  • boot/arch/mips64/src/asm.S

    r3fab770 r12bcae0  
    4747         *  - Enable 64-bit user addressing mode
    4848         */
    49         dmfc0 $a0, $status
     49        mfc0 $a0, $status
    5050        ori $a0, 0x00e0
    51         dmtc0 $a0, $status
     51        mtc0 $a0, $status
    5252       
    5353        /*
Note: See TracChangeset for help on using the changeset viewer.