Changeset 0acd339 in mainline


Ignore:
Timestamp:
2013-01-01T12:15:32Z (11 years ago)
Author:
Jan Vesely <jano.vesely@…>
Branches:
lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
Children:
e55fcd2
Parents:
1a3a632
Message:

arm32,bbxm: Make boot mapping pages cacheable

Files:
3 edited

Legend:

Unmodified
Added
Removed
  • boot/arch/arm32/include/mm.h

    r1a3a632 r0acd339  
    5858#define GTA02_IOMEM_END  0x60000000
    5959
     60/** Start of ram memory on BBxM */
     61#define BBXM_RAM_START   0x80000000
     62/** Start of ram memory on BBxM */
     63#define BBXM_RAM_END   0xc0000000
     64
     65
    6066/* Page table level 0 entry - "section" format is used
    6167 * (one-level paging, 1 MB sized pages). Used only while booting the kernel.
  • boot/arch/arm32/src/mm.c

    r1a3a632 r0acd339  
    5656        else
    5757                return 1;
    58 #else
     58#elif defined MACHINE_beagleboardxm
     59        const unsigned long address = section << PTE_SECTION_SHIFT;
     60        if (address >= BBXM_RAM_START && address < BBXM_RAM_END)
     61                return 1;
     62#endif
    5963        return 0;
    60 #endif
    6164}
    6265
  • kernel/arch/arm32/src/cpu/cpu.c

    r1a3a632 r0acd339  
    9898void cpu_arch_init(void)
    9999{
     100        /* Get rid of any boot code hiding in ICache
     101         * This is safe without regards to ICache state. */
     102        smc_coherence();
     103
    100104        uint32_t control_reg = 0;
    101105        asm volatile (
Note: See TracChangeset for help on using the changeset viewer.